

5.44

7	6	5	4	3	2	1	0	value
-	-	-	E	D	C	B	A	-
		r					f	
-	-	-	E	D	C	B	-	A
		r				f		
-	-	-	E	D	C	-	-	B
		r			f			
W	V	U	E	D	C	Y	X	-
					fr			
W	V	U	E	D	-	Y	X	C
				f	r			
W	V	U	E	D	Z	Y	X	-
				fr				
W	V	U	E	-	Z	Y	X	D
			f	r				
W	V	U	-	-	Z	Y	X	E
		f		r				
W	V	-	-	-	Z	Y	X	U
	f			r				

5.45

assume that both of wr and rd cannot be 1 at the same time.

Inputs : wr, rd, reset, eq

Outputs : rwr(register write), rrd(register read), rinc(rear inc), rinc(front inc), full, empty, clr(register clear)

Outputs of each states; if not specified, they are 0


INIT : clr = 0

PUSH : rwr = 1, rinc = 1


POP : rrd = 1, rinc = 1

FULL : full = 1

EMPTY : empty = 1



5.54



5.56

