


5.6



init : 00
 count : 01
 idle : 10
 TC : 11


← define state

~~h~~

$$\begin{aligned}
 n1 &= (s1 + s0) \cdot \text{cnt}' \cdot \text{clr}' + s1' \cdot s0 \cdot \text{cnt} \cdot \text{clr}' \cdot \text{sum}15 \\
 n0 &= s1' \cdot s0' \cdot \text{cnt} + (s1 + s0) \cdot \text{cnt} \cdot (\text{clr}' \\
 tc &= s1 \cdot s0 \\
 ld\text{sum} &= s1' \cdot s0 \\
 clr\text{sum} &= s1' \cdot s0' + s1 \cdot s0
 \end{aligned}$$

s1	s0	cnt	clr	sum15	n1	n0	tc	ldsum	clrsum
0	0	0	0	0	0	0	0	0	1
0	0	0	0	1	0	0	0	0	1
0	0	0	1	0	0	0	0	0	1
0	0	0	1	1	0	0	0	0	1
0	0	1	0	0	0	1	0	0	1
0	0	1	0	1	0	1	0	0	1
0	0	1	1	0	0	1	0	0	1
0	0	1	1	1	0	1	0	0	1
0	1	0	0	0	1	0	0	1	0
0	1	0	0	1	1	0	0	1	0
0	1	0	1	0	0	0	0	1	0
0	1	0	1	1	0	0	0	1	0
0	1	1	0	0	1	1	0	1	0
0	1	1	0	1	0	1	0	1	0
0	1	1	1	0	0	0	0	1	0
0	1	1	1	1	0	0	0	1	0
1	0	0	0	0	1	0	0	0	0
1	0	0	0	1	1	0	0	0	0
1	0	0	1	0	0	0	0	0	0
1	0	0	1	1	0	0	0	0	0
1	0	1	0	0	0	1	0	0	0
1	0	1	0	1	0	1	0	0	0
1	0	1	1	0	0	0	0	0	0
1	0	1	1	1	0	0	0	0	0
1	1	0	0	0	1	0	1	0	1
1	1	0	0	1	1	0	1	0	1
1	1	0	1	0	0	0	1	0	1
1	1	0	1	1	0	0	1	0	1
1	1	1	0	0	0	1	1	0	1
1	1	1	0	1	0	1	1	0	1
1	1	1	1	0	0	0	1	0	1
1	1	1	1	1	0	0	1	0	1

5.12



inputs : clk, rst, B


outputs : $len, slow, rtime$

registers : $wcount, rcount$


↑ High level

inputs : $clr, rst, B, rcount_{2000}, wcount_{10000}$

outputs : $len, slow, wcount_rst, rcount_rst, rtime_rst, wcount_ld, rcount_ld, rtime_ld$



↑ FSM. controller.




5.14

Step 1.


inputs: go, A-data.

outputs: A_addr, sum_out


registers: sum, index, data.



Step 2.





Step 3.





Step 4.

registers: sum, index, data



Step 2.






Step 4.

inputs: go, index_lt_64, data_gt_max

outputs: A-addr_ld, index_clr, index_ld, max_tmp_clr, max_tmp_ld, max_ld.




5.18. Step 1.

inputs: in


outputs: avg

registers: curr, prev.




5.18.

Step 2.




Step 3.



Step 4.


input : none

outputs : `curr_id`, `prev_id`, `avg_id`



5.22

(a)



For 1 FA :

critical path delay = 4 ns

For 8 $\Rightarrow$ 32 ns

(b)

Each FA has one internal wire $\Rightarrow$ 8 * 1 ns

Between each FA is also a wire $\Rightarrow$ 7 * 1 ns

First C_i + Last C_o = 1 + 1 = 2 ns


wire delay $\leftarrow$

17 ns



32 ns + 17 ns = 49 ns

5.23

(b)
(c)



5.24



5.25


Step 1: Capture the high-level state machine:

Refer to 5.24

Step 2: Create a datapath


Assume No Sharing	{	What we need >	3	registers for a, b, gcd
			2	Subtractor
			1	>
			1	=

5.25
Cont.




Step 3

Connect data path to FSM



Cont.


$$0 \rightarrow I \rightarrow V \rightarrow U \rightarrow 0 \quad (8)$$


Средняя температура воздуха в период с 1 по 15 июля 1991 г.

[illegible]

010 (01091 2450)

2000

5.28



5.29


Step 1: FSM1

⇒ 5.28 solution

Step 2: Datapath


what we need

- 3 Registers for i , b , $freq$
- 2 Adders for incrementing i , $freq$
- 1 ($=$) for $(a[i] == b)$
- 1 RAM 256×8 for $a[i]$
- 1 ($<$) for $(i < 256)$



5.29
Cont.

Step 3 : Datapath Controller connection



FSM :

Step 4

