Memory subsystem optimizations and customizations for embedded applications

Key Researcher: Ilya Issenin

The memory subsystem consumes a large percentage of overall energy in many modern embedded systems. In our research we are investigating different configurations of non-traditional memory hierarchies that use components such as multiple custom scratch pad based memories, and tradeoffs between local and global memory organizations in the context of complex multiprocessor SOCs,  with the overall goals of reducing energy consumption and improving performance of  embedded applications.

Publications

I. Issenin, E. Brockmeyer, M. Miranda, N. Dutt, "Data Reuse Analysis Technique for Software-Controlled Memory Hierarchies", DATE 2004, Paris, France, February, 2004
download pdf

Home | Projects | Publications | News & Events | People | Sponsors | Downloads | Links | Join ACES | About Us